Synthesis of asynchronous circuits
نویسندگان
چکیده
منابع مشابه
Synthesis of Timed Asynchronous Circuits
In this paper we present a systematic procedure to synthesize timed asynchronous circuits using timing constraints dictated by system integration, thereby facilitating natural interaction between synchronous and asyn-chronous circuits. In addition, our timed circuits also tend to be more eecient, in both speed and area, compared with traditional asynchronous circuits. Our synthesis procedure be...
متن کاملSynthesis of Externally Synchronous, Internally Asynchronous Circuits
The purpose of this work is to take an arbitrary 2phase synchronous circuit and eliminate its global clock while preserving its externally visible behavior. This is done by converting it into a set of self-timed combinational circuits with latches and a clock generation network that uses only a local handshake. We discuss the overhead required by this approach to selftiming and outline opportun...
متن کاملModeling and Synthesis of Timed Asynchronous Circuits
| Most asynchronous compilers do not take into account timing constraints, although these are crucial for industrial interface applications. In this paper we extend the classical signal transition graph model such that timing constraints can be modeled in a concise way. We also propose synthesis algorithms that transform the initial speci cation such that the circuit derived from the transforme...
متن کاملProvably Correct Synthesis of Asynchronous Circuits
Recently, powerful methods have been developed to aid in the construction of large asynchronous circuits. Asynchronous circuits are synthesized by starting with a high-level speciication and incrementally transforming the speciication to produce a circuit. As these methods are informal, or at best semi-formal, the circuits designed using these methods can only be guaranteed correct by applying ...
متن کاملSynthesis for Testability Techniques for Asynchronous Circuits
Our goal is to synthesize hazard-free asynchronous circuits that are testable in the very stringent hazard-free robust path-delay-fault model. From a synthesis perspective producing circuits satisfying two very stringent requirements, namely, hazard-free operation and hazard-free robust path-delay-fault-testability, poses an especially exciting challenge. In this paper we present techniques whi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of the Mathematical Society of Japan
سال: 1966
ISSN: 0025-5645
DOI: 10.2969/jmsj/01840405